

EXHIBIT B

## TABLE OF CONTENTS

ABSTRACT	1
CROSS-REFERENCE TO RELATED APPLICATIONS	2
BACKGROUND OF THE INVENTION	3
FIELD OF THE INVENTION	3
PRIOR ART	3
SUMMARY OF THE INVENTION	4
BRIEF DESCRIPTION OF THE DRAWINGS	5
GENERAL DESCRIPTION	15
General	16
Experimental System	31
Discussion Of Figs 1J And 1K	38
Discussion Of Figs 1L To 1O	49
Other Configurations	62
GEOMETRIC PROCESSOR	66
General Description	67
Coordinate Systems	68
Geometric Preprocessing and Postprocessing	69
Window Geometry	73
Image Hierarchy	75
Description of Fig 2B	77
Description of Figs 2C to 2F	80
Description of Fig 2G	92
Description of Figs 2H and 2I	94
Image Compression	102
Image Expansion	106
Large Image Expansion and Compression Processing	111
Composite Geometric Processing	121
Address Generator Scaling	126
Image Warping	130
Foreground and Background Tasks	135
Virtual Scrolling and Wrap-Around	137
Clipping	141
Relative Motion	142

Joystick Controls	143
Experimental System Video Tape	146
Other Geometric Processor Configurations	151
GRAPHICS PROCESSOR	155
SPATIAL FILTERING	161
Description of Figs 5A to 5C	162
Description of Fig 7D and the FTR.ASC Listing	164
Filtering of Images	169
Spatial Filtering With Geometric Processing	171
MEMORY ARCHITECTURE	181
General	182
Brief Description	183
Re-Addressing and Scanout Memory Architecture	192
Memory Enhancement	200
Memory Map Display Architecture	201
Image Memory	206
Improved IC Memory Chip	212
Memory Logical Design	213
Other Memory Configurations	215
BUFFER MEMORY	219
General	220
FIFO Buffer Memory Architecture	227
Kernel Memory Operations	231
Blanked and Unblanked Memory Operations	233
4/3rds Buffer Memory Architecture	235
Other Buffer Configurations	238
EXPERIMENTAL SYSTEM	240
EXPERIMENTAL SYSTEM ARCHITECTURE	241
General Description	241
Supervisory Processor Interface	243
Image Loading	246
Software	247
Description of DIS.ASC Listing	248
Circuit Boards	293
Cable List	295
S-100 Bus System	296

LOGIC BOARD	300
Control Logic	300
Address Generators	319
MEMORY BOARDS	329
BUFFER BOARD	337
General	337
4/3 Buffer Implementation	338
Buffer Memory Address Counters	343
Line Buffer Memory	347
Kernel Logic	360
Weight Logic	363
REAR-END BOARD	366
CIRCUIT SPECIFICATIONS	372
PREPROCESSOR	374
General Description	375
Input Buffer Memory	376
Progressive Compression	378
Outer Loop Correction	381
ADDITIONAL FEATURES	383
Scenario-Related Detail	384
Overlays	386
DATABASE MEMORY	407
General Description	408
Database Memory Implementations	412
Digital Video Disk Recording	419
Mosaic Storage Locations	422
Mosaic Shape	429
Continuous Database Images	432
Database Information	434
Database Data Compression	435

DISPLAY APPLICATIONS	439
General	440
Moving Map Display Application	444
Informational Database Application	450
High Definition Television Application	453
Special Effects Application	454
Remotely Piloted Vehicle Application	455
Digital Video Camera Application	458
Landscape Architecture Application	460
Video "Photograph" Application	462
Electronic Puppeteer Application	464
Flight Simulator Application	466
Traffic Accident Simulator Application	467
Train Simulator Application	469
Helicopter Training Simulator Application	471
Large Image Applications	474
Image Processing Workstation Application	482
Arcade Game Application	486
NON-DISPLAY APPLICATIONS	492
General Description	493
Pattern Recognition	496
Inspection Applications	501
DISCLOSURE DOCUMENT	575
CLAIMS	577

### LIST OF TABLES

MODULAR CONFIGURATION FEATURES TABLE	24
EXPERIMENTAL CONFIGURATION FEATURES TABLE	33
COMPRESSION PARAMETERS TABLE	118
DIS.ASC TERMINOLOGY TABLE	250
BUFFER MEMORY MULTIPLEXER ASSIGNMENT TABLE	339
VIDEO DAC CONNECTION TABLE	371
IMAGE PROCESSING WORKSTATION TABLE	485
COMPUTER PORT TABLE	503
PORT-A CONTROL PORT	504
PORT-B ADDRESS/DATA PORT	505
PORT-C DESTINATION SELECT PORT	506
DESTINATION SELECT ASSIGNMENTS	507
CABLE CONNECTION TABLE	510
CABLE-I BM1,2/BL1 (C1)	511
CABLE-II BM1,2/BL1/BB1 (C2)	513
CABLE-III BR1/BL1/BB1 (C3)	515
CABLE-IV BR1/BL1/BB1 (C4)	517
CABLE-V BL1/COMPUTER PORT-A CONTROL (C5)	519
CABLE-VI BL1/COMPUTER PORT-B ADDRESS/DATA (C6)	520
CABLE-VII BL1/COMPUTER PORT-C REGISTER SELECT (C7)	521
TABLE OF DIP LAYOUT ON BOARDS	522
BOARD-BM1,2 MEMORY BOARD	523
BOARD-BB1 BUFFER BOARD	527
BOARD-BL1 LOGIC BOARD	531
MEMORY TABLE-A TO MEMORY TABLE-D	535
MEMORY TABLE-A	536
MEMORY TABLE-B	538
MEMORY TABLE-C	540
MEMORY TABLE-D	542
BASIC PROGRAM LISTING GRAPH.ASC	544
BASIC PROGRAM LISTING LD.ASC	547
BASIC PROGRAM LISTING FTR.ASC	561
BASIC PROGRAM LISTING DIS.ASC	567

EXHIBIT C

--TABLE OF CONTENTS

ABSTRACT

CROSS-REFERENCE TO RELATED APPLICATIONS

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

PRIOR ART

SUMMARY OF THE INVENTION

BRIEF DESCRIPTION OF THE DRAWINGS

GENERAL DESCRIPTION

General

Experimental System

Discussion Of Figs 1J And 1K

Discussion Of Figs 1L To 1O

Other Configurations

GEOMETRIC PROCESSOR

General Description

Coordinate Systems

Geometric Preprocessing and Postprocessing

Window Geometry

Image Hierarchy

Description of Fig 2B

Description of Figs 2C to 2F

Description of Fig 2G

Description of Figs 2H and 2I

Image Compression

Image Expansion

Large Image Expansion and Compression Processing

Composite Geometric Processing

Address Generator Scaling

Image Warping

Foreground and Background Tasks

Virtual Scrolling and Wrap-Around

Clipping

Relative Motion

Joystick Controls



Experimental System Video Tape

Other Geometric Processor Configurations

## GRAPHICS PROCESSOR

### SPATIAL FILTERING

Description of Figs 5A to 5C

Description of Fig 7D and the FTR.ASC Listing

Filtering of Images

Spatial Filtering With Geometric Processing

### MEMORY ARCHITECTURE

General

Brief Description

Re-Addressing and Scanout Memory Architecture

Memory Enhancement

Memory Map Display Architecture

Image Memory

Improved IC Memory Chip

Memory Logical Design

Other Memory Configurations

### BUFFER MEMORY

General

FIFO Buffer Memory Architecture

Kernel Memory Operations

Blanked and Unblanked Memory Operations

4/3rds Buffer Memory Architecture

Other Buffer Configurations

### EXPERIMENTAL SYSTEM

#### EXPERIMENTAL SYSTEM ARCHITECTURE

General Description

Supervisory Processor Interface

Image Loading

Software

Description of DIS.ASC Listing

Circuit Boards

Cable List

S-100 Bus System